# 3.3V ECL Dual 1:4, 1:5 **Differential Fanout Buffer**


The MC100LVE210 is a low voltage, low skew dual differential ECL fanout buffer designed with clock distribution in mind. The device features two fanout buffers, a 1:4 and a 1:5 buffer, on a single chip. The device features fully differential clock paths to minimize both device and system skew. The dual buffer allows for the fanout of two signals through a single chip, thus reducing the skew between the two fundamental signals from a part-to-part skew down to an output-to-output skew. This capability reduces the skew by a factor of 4 as compared to using two LVE111's to accomplish the same task.

To ensure that the tight skew specification is met it is necessary that both sides of the differential output are identically terminated, even if only one side is being used. In most applications all nine differential pairs will be used and therefore terminated. In the case where fewer than nine pairs are used it is necessary to terminate at least the output pairs adjacent to the output pair being used in order to maintain minimum skew. Failure to follow this guideline will result in small degradations of propagation delay (on the order of 10-20 ps) of the outputs being used, while not catastrophic to most designs this will result in an increase in skew. Note that the package corners isolate outputs from one another such that the guideline expressed above holds only for outputs on the same side of the package.

The MC100LVE210, as with most ECL devices, can be operated from a positive V<sub>CC</sub> supply in PECL mode. This allows the LVE210 to be used for high performance clock distribution in +3.3 V systems. Designers can take advantage of the LVE210's performance to distribute low skew clocks across the backplane or the board. In a PECL environment series or Thevenin line terminations are typically used as they require no additional power supplies, if parallel termination is desired a terminating voltage of VCC-2.0 V will need to be provided. For more information on using PECL, designers should refer to Application Note AN1406/D.

The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open.

- 200 ps Part-to-Part Skew
- 50 ps Typical Output-to-Output Skew
- The 100 Series Contains Temperature Compensation
- ESD Protection: >2 KV HBM, >200 V MM
- PECL Mode Operating Range: V<sub>CC</sub>= 3.0 V to 3.8 V with V<sub>EE</sub>= 0 V
- NECL Mode Operating Range:  $V_{CC}=0$  V with  $V_{EE}=-3.0$  V to -3.8 V
- Internal Input Pulldown Resistors
- Q Output will Default LOW with Inputs Open or at VEE
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 179 devices



PLCC-28 **FN SUFFIX CASE 776** 

Α

= Assembly Location WL = Wafer Lot


YY = Year WW = Work Week

\*For additional information, see Application Note AND8002/D

## **ORDERING INFORMATION**

Device	Package	Shipping
MC100LVE210FN	PLCC-28	37 Units / Rail
MC100LVE210FNR2	PLCC-28	500 Tape & Reel

# LOGIC DIAGRAM AND PINOUT ASSIGNMENT





Warning: All V<sub>CC</sub>, V<sub>CCO</sub>, and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.

# **PIN DESCRIPTION**

MAXIMUM RATINGS (Note 1)

PIN	FUNCTION
CLKa, CLKa	ECL Differential Input Pairs
CLKb, CLKb	ECL Differential Input Pairs
Qa0:3, <u>Qa0:</u> 3	ECL Differential Outputs
Qb0:4, Qb0:4	ECL Differential Outputs
VBB	Reference Voltage Output
VCC, VCCO	Positive Supply
VEE	Negative Supply





Qb4 Qb4

 $V_{BB}$  –

### Symbol Parameter **Condition 1 Condition 2** Rating Units $V_{EE} = 0 V$ V PECL Mode Power Supply 8 to 0 Vcc V VEE NECL Mode Power Supply VCC = 0 V-8 to 0 V<sub>EE</sub> = 0 V V Vı PECL Mode Input Voltage $V_{I} \leq V_{CC}$ 6 to 0 NECL Mode Input Voltage VCC = 0 V $V_I \ge V_{EE}$ -6 to 0 V 50 **Output Current** Continuous mΑ lout Surge 100 mΑ VBB Sink/Source $\pm 0.5$ mΑ IBB ΤA **Operating Temperature Range** -40 to +85 °C °C Tstg Storage Temperature Range -65 to +150 °C/W Thermal Resistance (Junction to Ambient) 0 LFPM 28 PLCC 63.5 θJA 500 LFPM 28 PLCC 43.5 °C/W Thermal Resistance (Junction to Case) std bd 28 PLCC 22 to 26 $\pm$ 5% °C/W θJC Wave Solder <2 to 3 sec @ 248°C 265 °C T<sub>sol</sub>

1. Maximum Ratings are those values beyond which device damage may occur.

# LVPECL DC CHARACTERISTICS V<sub>CC</sub>= 3.3 V; V<sub>EE</sub>= 0.0 V (Note 1)

		–40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current			55			55			65	mA
VOH	Output HIGH Voltage (Note 2)	2215	2295	2420	2275	2345	2420	2275	2345	2420	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)	1470	1605	1745	1490	1595	1680	1490	1595	1680	mV
VIH	Input HIGH Voltage (Single Ended)	2135		2420	2135		2420	2135		2420	mV
VIL	Input LOW Voltage (Single Ended)	1490		1825	1490		1825	1490		1825	mV
$V_{BB}$	Output Voltage Reference	1.92		2.04	1.92		2.04	1.92		2.04	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 3)	1.8		2.9	1.8		2.9	1.8		2.9	V
Iн	Input HIGH Current			150			150			150	μΑ
۱ <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μA

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

 Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary ±0.3 V.
 Outputs are terminated through a 50 ohm resistor to V<sub>CC</sub>-2 volts.
 V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>. V<sub>IHCMR</sub> is defined as the range within which the V<sub>IH</sub> level may vary, with the device still meeting the propagation delay specification. The V<sub>IL</sub> level must be such that the peak to peak voltage is less than 1.0 V and greater than some statements. or equal to Vpp(min).

### -40°C 25°C 85°C Symbol Characteristic Min Тур Max Min Тур Max Min Тур Max Unit 55 **Power Supply Current** 55 65 IEE mΑ -1085 -1005 -880 -1025 -955 -880 -1025 -955 -880 Output HIGH Voltage (Note 2) mV Vон -1695 -1555 -1810 -1705 -1620 -1705 VOL Output LOW Voltage (Note 2) -1830 -1810 -1620 mV -1165 -880 -1165 -880 -1165 -880 m٧ ۷н Input HIGH Voltage (Single Ended) -1475 -1475 -1475 VII Input LOW Voltage (Single Ended) -1810 -1810 -1810 mV V VBB -1.38 -1.26 -1.38 -1.26 -1.38 -1.26 Output Voltage Reference V VIHCMR Input HIGH Voltage Common Mode -1.5 -0.4 -1.5 -0.4 -1.5 -0.4 Range (Differential) (Note 3) Input HIGH Current 150 150 Iн 150 μΑ ш Input LOW Current 0.5 0.5 0.5 uА

# LVNECL DC CHARACTERISTICS V<sub>CC</sub>= 0.0 V; V<sub>EE</sub>= -3.3 V (Note 1)

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary  $\pm$ 0.3 V. 2. Outputs are terminated through a 50 ohm resistor to V<sub>CC</sub>-2 volts.

 $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .  $V_{IHCMR}$  is defined as the range within which the  $V_{IH}$  level may vary, with the device still meeting the propagation delay specification. The  $V_{IL}$  level must be such that the peak to peak voltage is less than 1.0 V and greater than 3. or equal to VPP(min).

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Мах	Min	Тур	Мах	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency		TBD			TBD			TBD		GHz
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay to Output IN (differential) (Note 2.) IN (single–ended) (Note 3.)	475 400		675 700	500 450		700 750	500 450		700 750	ps
<sup>t</sup> skew	Within–Device Skew (Note 4.) Qa to Qb Qa to Qa,Qb to Qb Part–to–Part Skew (Diff)		50 50	75 75 200		50 30	75 50 200		50 30	75 50 200	ps
<sup>t</sup> JITTER	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
VPP	Input Swing (Note 5.)	500		1000	500		1000	500		1000	mV
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20%–80%)	200		600	200		600	200		600	ps

1. VEE can vary  $\pm 0.3$  V.

2. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals.

3. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.

4. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.

5. Vpp(min) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The Vpp(min) is AC limited for the LVE210 as a differential input as low as 50 mV will still produce full ECL levels at the output.






Figure 1. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

## **Resource Reference of Application Notes**

- AN1404 ECLinPS Circuit Performance at Non–Standard VIH Levels
- AN1405 ECL Clock Distribution Techniques
- AN1406 Designing with PECL (ECL at +5.0 V)
- AN1503 ECLinPS I/O SPICE Modeling Kit
- AN1504 Metastability and the ECLinPS Family
- AN1560 Low Voltage ECLinPS SPICE Modeling Kit
- AN1568 Interfacing Between LVDS and ECL
- AN1596 ECLinPS Lite Translator ELT Family SPICE I/O Model Kit
- AN1650 Using Wire–OR Ties in ECLinPS Designs
- AN1672 The ECL Translator Guide
- AND8001 Odd Number Counters Design
- AND8002 Marking and Date Codes
- AND8020 Termination of ECL Logic Devices

## PACKAGE DIMENSIONS





NOTES:

- I. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
  DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
  DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.
  DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- ANSI Y14.5M, 1982. 5. CONTROLLING DIMENSION: INCH.
- 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR EVEN BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE
- PLASTIC BODY. 7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	INC	HES	MILLIMETERS				
DIM	MIN	MAX	MIN	MAX			
Α	0.485	0.495	12.32	12.57			
в	0.485	0.495	12.32	12.57			
С	0.165	0.180	4.20	4.57			
Е	0.090	0.110	2.29	2.79			
F	0.013	0.019	0.33	0.48			
G	0.050	BSC	1.27	BSC			
Н	0.026	0.032	0.66	0.81			
J	0.020		0.51				
Κ	0.025		0.64				
R	0.450	0.456	11.43	11.58			
c	0.450	0.456	11.43	11.58			
۷	0.042	0.048	1.07	1.21			
W	0.042	0.048	1.07	1.21			
X	0.042	0.056	1.07	1.42			
Υ		0.020		0.50			
Ζ	2 °	10°	2 °	10°			
G1	0.410	0.430	10.42	10.92			
K1	0.040		1.02				

# <u>Notes</u>

# <u>Notes</u>

**ON Semiconductor** and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and to softicers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

### PUBLICATION ORDERING INFORMATION

### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.